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Abstract--ln this paper, we present anumber of algorithms totest he instruction decoding function of 
microprocessors. The algorithms are based on the knowledge ofsome timing and control information 
available to users through microprocessor manuals and data sheets. The tests are functional in nature. 
We also establish t e order of complexity ofthe algorithms presented in this paper. As an example, the 
test complexity for a microprocessor is computed and the results are compared with a known algorithm. 
I. INTRODUCTION 
Recent advances in the integrated circuit technology have resulted in an exponential growth of the 
number of logic components on an integrated circuit (IC) ship. One such complex circuit is a 
microprocessor. To ensure the reliable operations of microprocessors, it is important to have these 
devices tested prior to their use. Several researchers [1-6] have proposed ifferent est procedures 
for testing these devices. Some of the more important approaches are briefly outlines below. 
Thatte and Abraham[l, 2] have made a significant contribution by proposing a graph model for 
microprocessor and, based on this graph model, they develop test sequences to test a micro- 
processor. However, we believe that this method does not make use of all the information which 
is available to a user, as will become evident in the subsequent sections of this paper. 
Min and Su[3] have further reduced the test lengths for a number of different class of faults in 
microprocessors but they do not consider all faults in the instruction decoding function (control 
unit). 
Annartone and Sami[4] have proposed a method which relies on the knowledge about 
microinstructions a sociated with each instruction of a microprocessor. The major limitation of the 
method is that some instructions remain untested. 
Parthasarathy et al.[5] proposed a testable design to make the control part of a microprocessor 
testable. Thus the major limitation of their method is that it is not applicable to existing 
off-the-shelf microprocessors. 
In this paper, we propose a method to test the instruction decoding function of a microprocessor. 
The method proposed here is a generalization of the approach taken by Thatte and Abraham[2] 
and results into considerable reduction in the size of test programs. 
In Section 2, we describe the key ideas used in deriving the algorithms tated in this paper. In 
Section 3, necesary notations are developed which are used in Section 4 to derive and prove the 
effectiveness of the different algorithms for testing microprocessors. Section 5 discusses the 
complexity of the different algorithms. We also consider the Intel 8080 microprocessor as an 
example and compare the complexity of the different algorithms for testing the instruction decoding 
function of this microprocessor. In Section 6 we present an algorithm to detect a new class of faults 
and discuss its complexity. In Section 7 we briefly outline how a complete microprocessor can be 
tested. 
#This work is in part supported by the U.S. Army Communication Electronics Command under Research Contract 
No. DAAB 07-82-K-J056. 
43l 
432 K.K. SALUJA et al. 
2. KEY IDEAS 
In this section, we describe the basic ideas used in this paper to derive the necessary algorithms. 
Our study of a number of papers in the area of microprocessor testing [1-7] indicates that often 
the existing schemes have not made use of all the information available to users. For example, 
almost all microprocessor manufacturers provide a reasonable amount of timing information about 
their products. In particular, information on instruction execution time (in terms of the number 
of clock cycles) for each instruction is available to the users. Such information for a microprocessor 
can also be measured using simple test equipment. These ideas were also mentioned in [2], but no 
effort was made to implement these ideas for generation of simplified or reduced complexity tests. 
In the development of our first algorithm, we divided the set of all instructions into subsets using 
the information on instruction execution time. The new objective, then, is to test instructions in 
different subsets. Thus a larger problem is solved using the "divide and conquer" strategy by 
solving several smaller subproblems. 
For the development of the second algorithm, we make use of the information about Read and 
Write signals. In this scheme, each instruction is associated with an ordered Read-Write sequence. 
This association is then used to divide the set of all instructions into different subsets, and as before, 
this division can be used to our advantage to solve the larger problem of testing all instructions. 
In the last algorithm (Algorithm 3), we make use of both the above information, i.e. the number 
of clock cycles and the Read-Write sequence associated with each instruction to further subdivide 
the instruction set and derive the necessary tests. 
In the following section, we develop the notation which can be used to divide the set of all 
instructions into blocks of a partition or subsets. Thus the concept of instruction execution time 
in terms of the number of clock cycles and Read-Write sequences are formally defined and 
functional notation is used to obtain the non intersecting subsets of the set of all instructions. 
3. ASSUMPTIONS AND NOTATION 
In this section, we introduce the necessary notation and present he fault model. This work is 
a generalization of the work of Thatte and Abraham [2], therefore the notation chosen is akin to 
that work. It is evident from the previous work of different researchers [i-7], and also pointed out 
by Thatte [6], the most complex and time consuming task of testing a microprocessor is detecting 
instruction decoding faults. We, therefore, concentrate on reducing the complexity of the test-set 
of detecting faults in the instruction decoding function. The set of all instructions for a 
microprocessor is denoted by I = {I~, 12 . . . .  I, }. The type of faults which are assumed to take place 
in the instruction decoding function are as follows[2]: 
(i) /j/~b fault: In the execution of an instruction ~, no activity takes place in the microprocessor. 
(ii) Ij/Ik fault: In the execution of an instruction ~, a different instruction Ik is executed. 
(iii) lj/lj + Ik fault: In the execution of an instruction Ij, two instructions ~ and Ik are executed 
and both instructions are executed to completion. 
Note that to verify that a fault Ij/Ik is not present we need only to execute/j and observe that 
/j is executed correctly. However, to assure that a microprocessor is free of fault/j/~ + Ik, we must 
verify that/ j  is executed correctly whereas Ik is not executed at all. Thus, it is evident hat the most 
time consuming task is the detection of the third type of faults, i.e. faults ~/~ + Ik, as in this case 
we need to consider all possible pairs [6] of instructions. Thus the order of complexity for the test 
program is proportional to ]II 2, where ]II denotes the cardinality of set L Since II1 = n, the order 
of complexity is 0(n 2). We shall show that the size of the test programs can be reduced considerably 
by partitioning the instruction set. 
The execution of a program involves the fetch and execute steps for an instruction and then the 
next instruction fetch cycle begins. Let T(~) be the number of clock cycles required for executing 
an instruction ~ (including its fetch phase) before the next instruction in the program is fetched. 
Notice that this information is supplied by the manufacturers of microprocessors [8-11]. Further- 
more, T(/j) for every/j ~ /can  be measured for a given microprocessor asexplained in the following 
remarks. 
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Remark 1. T(Ij) is not the total time for fetching and execution, because for certain instructions, 
the execution phase may overlap with the fetch phase of the next instruction. Therefore, we have 
defined T(/j) to be the time for executing instruction/: before the next instruction is fetched. Thus, 
a tester can measure T(~) by simply counting the number of clock cycles from the beginning of 
the fetch phase of an instruction/j to the beginning of fetch phase of the instruction Ik which is 
tO be executed immediately after/ j .  Notice that with our definition of T(/j) there is no need to 
detect he completion of execution of an instruction 6. It is also instructive to note that for those 
microprocessors or instructions in which execute phase (fetch phase) does not overlap with fetch 
phase (execute phase) of any other instruction, the algorithms given in this paper could be simplified 
even further. Thus our results are quite general and apply to testing of most microprocessors. 
Remark 2. For certain instructions, T(~) is a range instead of a unique integer. Two examples 
are MUL (multiplication) and DIV (division) instructions in Intel 8086 microprocessor. For 
simplicity, the following theorems and algorithms hall assume T(~) to be a unique integer. It is 
conceptually simple to extend our results to microprocessors for which T@) is a range. 
DEFINITION 1 
Let Z be the set of non-negative integers. Fj is a function mapping I into Z (F~: I~Z) ,  i.e. 
F1(6) = T(/j), ~ I .  Also, let kl =max{T(I j ) /VI j~I}.  
DEFINITION 2 
Partition the set I into blocks P, I 2 . . . . .  I kl as follows: 
I i= {Ij/ I j~I and T(~) = i}. 
Denote IPI = ni, 1 ~< i ~< kl. Note that some such blocks can be empty. 
Remarks 3. It is evident hat 
kl 
i?l P = I. 
Remark 4. P is a block (non-overlapping subset of instructions) obtained by partitioning the set 
of all instructions if T(~) is a single integer associated with/j. If T(~) is a range, the above method 
may or may not result into blocks. However, with minor modifications, the results of this paper 
will still apply. 
We also observe that a Read-Write sequence (R-W sequence) is associated with every 
instruction. For example, in Intel 8080 [8] the instruction "MVI (move immediate) data, M" 
consists of the following R-W sequence: 
(i) The instruction is fetched--Read cycle (R). 
(ii) The data is read from memory--Read cycle (R). 
(iii) The data is written to the memory--Write cycle (W). 
Thus an ordered R-W sequence, RRW, is associated with the instruction "MVI data, M". 
Clearly, this sequence can be determined for every instruction. Furthermore, it can be observed 
by monitoring the Read-Write control signals of a microprocessor for a given instruction under 
execution. Some microprocessors have even additional information, e.g. idle period, but it is not 
included here to keep the treatment general. In fact, our study suggests that often more than simply 
Read/Write information is available for most microprocessors. This concept is formally defined 
below. 
DEFINITION 3 
Let set S~: be a set of ordered R-W sequences of length no more than k2, starting with R, written 
as Sk~ = {R(R,W)~; 0 ~< i ~< k2}. For an element ~ ~ S~2 we denote the length of a as /g(a). 
Example 1. 
S 1 = {R}, $2 = {R,RR,RW}, 
$3 = {R,RR, RW,RRR,RRW,RWR,RWW},  etc. 
lg(RR) = 2, lg(RRW) = 3. 
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DEFINITION 4 
F2 is a function mapping I into Sk2(F2: I~Sk2) ,  for some k2, i.e. 
F2(/j) = R-W sequence associated with 
= W' W j-' W~. . .  
where W~ is R repeated j~ times. Clearly, k2 is equal to the length of the longest R-W sequence 
for some instruction. 
DEFINITION 5 
Partition the set I into blocks as follows: let ~ E S,z then 
U = {~/ I je l  and F2(/j) = ~}. 
The number of such nonempty blocks is finite. In fact, an upper bound on the number of such 
blocks is 2k2-1. 
DEFINITION 6 
Let a,/3ESk2. Let a = RX2...Xt~, /3 =RY2. . .  Yt2, where Xi, Yi~{R,W} and l~<~12. We say 
(i) a~</3 i fX i= II,. for 2~<i~<l~; (ii) a=/3 i fa~</3and /3~<~. 
Example 2. 
DEFINITION 7 
(a) For a=RR,  f l=RRW,  ~ ~<fl 
(b) For a=RW,  /3=RWRR,  ~ ~<fl 
(c) For a=RW,  f l=RRWR,  ~4;fl. 
Let U and I B be two blocks of a partition induced by the function F2. I ~ is covered by I ~, written 
asU~I  a, if and only if ~ ~< /3. 
4. THEOREMS AND ALGORITHMS 
In this section, we state and prove some theorems and algorithms for testing faults in the 
instruction decoding function of a microprocessor. 
LEMMA 1 
If ~ e I i and lk ~ I t then for 
(i) Ij/I k fault, T(I j / Ik)= 1 
(ii) ~ /~+/k  fault, T(If l I j+/~) = max(i, l). 
Proof. 
(i) It is straightforward to see that if instruction Ik is executed instead o f / j  then 
T(I / Ik)  = T(ID = l. 
(ii) If a fau l t / / / j  + Ik is present, then by our assumption on faults both !J and I k must execute 
to completion. Therefore 
T( I / I j+  Ik) = max(T(/j), T(Ik)) 
= max(i, l). [] 
COROLLARY 1 
If ~ ~ I i, /k ~ I l and i :# l then fault I;/Ik can be detected by executing/j alone and observing T(~). 
LEMMA 2 
I f / j  ~ I i, Ik ~ i t and i < l then fault ~//j +/k can be detected by executing ~ alone and observing 
T(~). 
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Proof. Clearly in the presence of fault/j//j + I~ the observed value 
T(Ij/Ii+ Ik) = max(i, 1) 
=l .  
Thus T(/j) ~: T(Ij/Ij + Ik). 
Therefore, observed and expected values will be different in the presence of the fault. [] 
Normally, to detect faults Ij/Ij + Ik one would need to test for every pair (~, Ik) [2, 6]. However, 
the implication of the above lemma is that we need not consider all pairs of instructions while 
testing the instruction decoding function. Thus, in the following algorithm we execute each 
instruction ~ and determine T(/j) then in the succeeding step we test for faults ~/~ + Ik, etc., using 
the partitions obtained in the previous ection. 
In Step 2 of the following algorithm, we do not present procedures to generate subprograms to
test faults ~/~b, I j / I  k and I j / I  k + Ij for given/j and Ik. One could use the procedure by Thatte and 
Abraham[2] for generating test-subprograms. 
Algorithm 1: Algorithm to detect faults in the instruction decoding function using function F~ 
Step 1. Execute an instruction /j and observe T(/j) for all /je L 
Step 2. For i= l  to k~ do 
BEGIN 
For all ~, I k ~ I t 
BEGIN 
(a) Test for fault/j/~b 
(b) Test for fault Ij/I~ 
(c) Test for fault /// j  + Ik 
END 
For /,=1 to i-1 do 
BEGIN 




Algorithm 1 detects all faults in the instruction decoding function. 
Proof. By Corollary l and Lemma 2, all faults of the following types are detected in Step l: 
(i) faults Ij/Ik with T(~) ¢ T(Ik) 
and 
(ii) faults ~//j + Ik with T(/j) < T(Ik). 
Step 2(a) detects faults of type/j/~b. 
Step 2(b) detects faults of type Ij/I, with T(~) = T(Ik). 
Step 2(c) detects faults of type/ j / / j+ Ik with T(/ j)= T(Ik). 
Step 2(d) detects faults of type/j//~ +/k with T(~) > T(Ik). 
Thus all faults are detected by Algorithm 1. [] 
We now proceed to the development of second algorithm by making use of R-W sequences. The 
following lemmas are established before the algorithm is stated. 
LEMMA 3 
If ~e I  ~ and Ike I  ~ then for fault I/lk we have F2(Ij/Ik)= ft. 
Proof. Clearly, F2(/j/Ik) = F:(I~) = ft. [] 
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COROLLARY 2 
I f / j  ~ I" and I, ~ I ~ and ~ # fl then fault I/I~ can be detected by executing ~alone and observing 
F~(~). 
DEFINITION 8 
Let ~, f le Sk2 and 
fl = RY:Y3.. .  Y,2 
then ~ Ufl = R(X:U Y2) (XaU Y2). . .  (XhU Yt,) Yh+l.-- Yt2 where U denotes et union. 
LEMMA 4 
If ~ ~ P and Ik ~ I ~ then for fault ~//j + I~ 
F~(UIj + IA=~Ufl. 
Proof In the presence of fau l t / / / j  + Ik, the observed R W sequence will be a union of R-W 
sequences for/1, and Ik. (Note: "Union" in this context does not mean logical OR. In fact it only 
means that when both R and W signals are put on the control line at the same instance, the 
associated control lines will have the identical ogical value.) This is different from the situation 
where only one of the two control signals is active. [] 
COROLLARY 3 
If ~ U and Ik ~ 1 B and U~< I a then for fault ~//j +/k 
F: (Ij/Ij + Ik) = ft. 
LENNA 5 
Let I j eP ,  Ik e I ~. A fault /j/~ + I~ can be detected by executing/~ alone and observing ~(~)  
provided any one of the following two conditions is satisfied. 
(a) /g(~) < lg(fl) 
(b) /g(a) > lg(fl) and I ~ 4~ P, 
where lg(c0 denotes the length of R-W sequence ~. 
Proof 
(a) From Lemma 4, F:( I j / I j+Ik)=TUfl .  
If lg(c~) < lg(fl) then lg(~ Ufl) =/g(fl). 
Therefore lg(Fz(I2/I2 + Ik)) = lg(fl) ¢ lg(Fz(~)) = lg(~). 
(b) I a ¢ U implies fl 4; ~. 
fl 4; ~ implies ~ U fl :~ ~. 
Therefore F2(Ij/ Ij + Ik ) = ~ U fl 
~.[ ]  
Once again, the implication of the above result is that we need not consider all pairs of instructions 
while testing the instruction decoding function. Thus we obtain a second algorithm given below. 
As in Algorithm 1 we use the partitions obtained in the previous ection to detect different faults' 
in the instruction decoding function. 
Algorithm 2: Algorithm to detect faults in the instruction decoding function using function F2 
Step 1. Execute an instruction ~ and observe the R-W sequence associated with/j,  i.e. F2(/j) 
for all /j ~ L 
Step 2. For every ~ ~ S,: do 
BEGIN 
For all /j, Ik ~ U 
BEGIN 
(a) Test for fault ~/~ 
(b) Test for fault /j//k 
(C) Test for fault ~//j + I~ 
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END 
For l3~andf l~do 
BEGIN 




Algorithm 2 detects all faults in the instruction decoding function. 
Proof The proof is similar to the proof of Theorem 1. [] 
We have stated two independent algorithms for testing the instruction decoding function of a 
microprocessor. We now proceed to merge the above two algorithms into an algorithm which we 
feel will perform better than either of the above two algorithms. The following additional definition 
is required before stating formal results: Let J be a subset of the instruction set L i.e. J _ L 
DEFINITION 9 
An instruction decoding funtion is said to be tested for faults with respect to an instruction set 
J (written as faults w.r.t. J )  if only allowable faults in the instruction decoding function are (i)/j/~b, 
(ii) I j/I k or (iii) ~/~ + I k where /j, I k E J. 
Note that when J = I then the fault set obtained by Definition 9 is same as the one introduced 
in Section 3. 
We can also define functions Ft and F2 for J and induce partitions of J with respect o Ft and 
Fz similar to Definitions 1-5 of Section 3. In the following corollary a reference to the use of 
Algorithm 1 for an instruction set J means, replace I with J in Algorithm 1 and use function Ft 
for partitioning of J. 
COROLLARY 4 
For any set of instructions J, Algorithm 1 for the set J tests the instruction decoding function 
for all faults w.r.t. J .  
Proof It follows directly from Theorem 1 and Definition 9. [] 
We can also state a corollary of Theorem 2 on the same lines as Corollary 4. 
COROLLARY 5 
For any set of instructions J, Algorithm 2 for the set J tests the instruction decoding function 
for all faults w.r.t. J .  
Let J~ and .12 be two subsets of the instruction set I such that J~ n J2 = ~b. 
LEMMA 6 
Let the instruction decoding function be free of faults w.r.t. J~ and also w.r.t. J2. The instruction 
decoding function can be tested for faults w.r.t. JiUJ2 by testing it only for faults ~/Ik, Ik/Ij, 
Ij/Ij + Ik and Ik/lj q- I k where/ je J l  and Ik E J 2. 
Proof. If instruction decoding function is free of faults w.r.t. J~ then by Definition 9 the fault 
types/j/q~, Ij/I, and/j / / j  + Ip for al l / j ,  Ip e Jl can not be present. Similarly, fault type Ik/4), Ik/Iq 
and Ik/I~ + Iq for all Ik, Iq e J2 can not be present. Thus the only possible faults which remain to 
be detected are Ij/Ik, Ik/Ij, Ij/Ij + Ik and Ik/Ij + Ik with/j e Jl and Ik e J2 to test instruction decoding 
function w.r.t. Jt U J2. [] 
Note that in the above lemma there is no stated requirement about the method used for testing 
instruction decoding function for faults w.r.t, a set J. Thus we can use either of the above 
algorithms to test instruction decoding function w.r.t. J~ or w.r.t. J2. 
LEMMA 7 
Let the instruction decoding function be free of faults w.r.t. I i and also w.r.t. /J with j > i. 
Instruction decoding function can be tested for faults w.r.t. PU P by testing it only for fault Ir/Ip + L 
where Ip e I i and L s F. 
Proof. We need only to show that tests of the type L/Ip, Ip/L and Ip/Ip + L with Ip e P and L s I j 
need not be applied. The fact that T(Ip/L) = T(L) = j  ~ i, implies that faults I , /L will be detected 
while testing the instruction decoding function for faults w.r.t .P.  Similarly, faults L/I ,  will be 
detected while testing the instruction decoding function for faults w.r . t .P .  From Lemma l, 
C.A.MWA, 13/5-6.--C 
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T(Ip/Ip + i,) = max(/, j )  = j  > i. Thus a fault of the type Ip/Ip + L will be detected while testing the 
instruction decoding function w.r.t. I i. [] 
We can now state the desired algorithm. The basic idea being that each block I '  can be further 
partitioned into smaller blocks by defining function F2 from P to Si. Algorithm 2 is then used to 
test instruction decoding function for faults w.r.t P. We then successively create PU P+~...  etc. and 
use Algorithm 1 to detect remaining faults. 
Algorithm 3: Algorithm to detect faults in the instruction decoding function using functions FI 
and F2 
Step I. Partition I into blocks {P} using function F~. 
Step 2. For i = 1 to k~ do 
BEGIN 
(a) Partition I i into blocks {U} using function F2 and use Algorithm 2 to detect faults w.r.t. 
P in the instruction decoding function. 




Algorithm 3 detects all faults in the instruction decoding function. 
Proof. From the steps of the algorithm and Lemma 7 it is evident that when Algorithm 3 
terminates we would have tested instruction decoding function for faults w.r.t. I tU I  2 
U. . .U Ik ,= L [] 
An interesting consequence of the above theorem is that if during testing instruction decoding 
function is found to be fault free w.r.t, an instruction set X = {IIUI2U . . .  UI p} and faulty w.r.t. 
Y = {X U I p+~}, such information can possibly be used for diagnosis. Furthermore, it may even 
be possible to employ a faulty microprocessor usefully, by restricting its instruction set to only those 
instructions for which the microprocessor passes the test. 
The Algorithm 3 can also be stated by interchanging the order of application of F~ and F2, i.e. 
in Step 1, F2 can be used to partition I and then in Step 2, each partition obtained in Step 1 can 
be further subdivided using function F~. A theorem analogous to Theorem 3 can also be stated 
for such an algorithm. 
5. COMPLEXITY OF THE ALGORITHMS 
In this section, we calculate the complexity of our algorithms and compare our results with a 
well known algorithm [2, 6]. As our algorithm relies on known methods of generating test 
subprograms, we first determine the length of such programs to compute the complexity of our 
algorithms. 
Thatte and Abraham[2] have shown that the length of test programs is determined by the tests 
which detect faults ~/~ + I k. They also give algorithms to detect hese faults. In their procedure 
one needs to consider all possible pairs (/i, Ik). As the number of such pairs is of order n 2, denoted 
by 0(n2), the test complexity is 0(n2) .  Let us assume that the actual test size is c .n 2 where c is a 
constant of proportionality. We assume that c is a constant. This is a valid assumption to determine 
the size of the test set as first approximation. In practice c may be a complex function of the size 
of instruction set as well as number of tests. As we propose to use algorithm of [2] for generating 
test programs for faults ~//j + Ik, we need not know the value of c to determne the relative 
performance of our algorithms. 
The following theorems give the complexity of Algorithms 1 and 2. 
THEOREM 4 
The complexity of Algorithm 1 is 
) 
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Proof. As stated above, the complexity is determined by the number of faults of type/j /6 + Ik 
for which we need to test the pair (6, Ik). 
AS is evident from Algorithm 1 and the associated lemmas, many such pairs need not be 
considered. Only those pairs (/j, Ik) for which T(/j) >/T(Ik) need to be considered. 
Using this argument i is a simple matter to obtain the required order of complexity. [] 
THEOREM 5 
The complexity of Algorithm 2 is 
o( z ,.,,,,). 
\aeSk 2 #~ 
Proof. The proof is similar to the proof of Theorem 4. [] 
A similar expression for the complexity of Algorithm 3 can be written. As, such an expression 
warrants only complex notation, it is not included here. However, in the following example, we 
compute the complexity of all three algorithms and compare the result with the complexity of 
Algorithm in [2] and [6]. 
Example 3. Let us consider the Intel 8080 [8] microprocessor. For this processor [I[ = 72. In this 
processor, some of the instructions can be tested independently but to keep the task of comparison 
simple, we assume that we need to consider all (~, Ik) pairs. 
(i) Using the algorithm by Thatte and Abraham[2], the size of the test program 
TATP = c. n2 
= c' (72) 2 
= 5184 c. 
(ii) Algorithm 1 results into different partitions as follows: Let us denote I lil as ni, we then obtain 
n 1 -~ n 2 = n 3 = n 8 = n 9 -~ n14 = n15 = n17 = 0 
n4=20, n5=7, n6- -1 ,  n7=21,  n10=13, n .=3,  
n~3 = 2, Hi6 = 4, nl8 = 1. 
18 i 
E E nine= 3137. 
i= lq=l  
Therefore, the size of the test program by Algorithm 1 is 
AL1TP = 3137 c. 
(iii) Algorithm 2 results into different partitions as shown by: 
R RR RW RRR? RRW? RWW RRRR RRRW RRRRR RRRWW 
II~[ 29 19 2 8 4 3 1 1 1 4 
~ IPI.II#I =2989. 
Therefore, the size of the test program by Algorithm 2 is 
AL2TP = 2989 c. 
(iv) Algorithm 3 results in different partitions induced by FI and F 2 as shown in Table 1. The 
size of the test program by Algorithm 3 is 
AL3TP = 2761 c. 
Comparison of (ii), (iii) and (iv) with (i) shows that these algorithms reduce the test program 
size by about 40%. 
t iN  and OUT instructions have been included in RRR and RRW respectively to keep the treatment simple. 
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Table 1 
Clocks 
R-W sequence 4 5 6 7 10 11 13 16 18 
R 20 7 1 1 
RR 19 
RW 2 
RRR 7 I 
RRW 4 




RRRWW 3 1 
We have also considered other microprocessors, e.g. Intel 8085 [8], 8086 [9], Motorola 6800 [10], 
Z80 [11] and found that our partitioning methods are applicable to these microprocessors and 
typical saving in the size of test program is of the above order. 
6. SYMMETRIC FAULT MODEL 
In the previous ections, we have considered faults/j/~ + Ik and Ik/I k + Ij to be two distinct faults. 
However, if some information about the design of the control unit is available, then some of the 
conditions on the fault model can be modified. 
For example, consider the microprogrammed implementations of a control unit. In such an 
implementation of the control unit, a stuck-type fault will always cause the execution of some 
microinstructions, but a bridging fault between two control lines will cause either both controls 
to be active or inactive. Such a fault model is defined below. 
DEFIN IT ION 10 
A fault/j//j + I~ is symmetric if the present of fault/j//j + I~ implies the presence of fault Ik/Ij + I k 
and vice versa. The following lemma and theorems can be proved using similar arguments as in 
the previous two sections. 
LEMMA 8 
I f~e I  i, I ke I  t and i # l then symmetric fau l t / /~+ Ik can be detected by executing/1, and I~ and 
observing T(~) and T(Ik). 
Proof  If i < l then execution of ~ will detect he fault whereas if i > l then execution of Ik will 
detect such a fault. [] 
In the case of symmetric faults, Algorithm 1 is modified by eliminating Step 2(d); we shall call 
it Algorithm 1 M. 
THEOREM 6 
Algorithm 1M detects all symmetric faults in instruction decoding function. 
THEOREM 7 
The complexity of Algorithm 1M is 
Analogous results can be obtained by using R-W sequences. 
7. CONCLUSIONS 
In the previous ections, we have described algorithms to test the instruction decoding function. 
To test a microprocessor completely, we can adopt the following strategy: 
(a) Register decoding function can be tested by using methods proposed in [2] and [3]. To detect 
faults in registers, test procedures identical to testing semiconductor RAMs [12, 13, 14] can be used. 
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(b) For detecting faults in data paths procedures given in [2, 3, 6] can be used. 
(c) ALU faults can be tested by complete tests derived for a given realization or by random test 
sequences. 
(d) Instruction decoding function faults can be detected by the algorithms given in this paper, 
in conjunction with the algorithms given in [6]. 
The algorithms presented in this paper are valid for a number of microprocessors we have 
considered [8-11]. In our treatment, we have used only the information which is common to all 
these microprocessors, thus for any given microprocessor the actual complexity of the tests is likely 
to be even less than the complexity determined in this paper. 
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